ftg has quit [Read error: Connection reset by peer]
tuxd3v has quit [Remote host closed the connection]
tuxd3v has joined #linux-sunxi
sunshavi has joined #linux-sunxi
vagrantc has joined #linux-sunxi
faruk has quit []
vagrantc has quit [Quit: leaving]
hlauer has joined #linux-sunxi
cmeerw has joined #linux-sunxi
cmeerw has quit [Ping timeout: 480 seconds]
tnovotny has joined #linux-sunxi
faruk has joined #linux-sunxi
warpme_ has joined #linux-sunxi
ftg has joined #linux-sunxi
<gediz0x539>
megi: hi, is it still necessary to append "fw_devlink=permissive" to bootargs after applying "of: property: fw_devlink: Support allwinner,sram links" patch on 5.13?
<hlauer>
which will dump the register contaning the state of SCL/SDA when i2c is locked. Any suggestions for ifdefs needed to include into kernel code?
<apritzel>
hlauer: ifdefs? for what? #ifdef's in C files are highly frowned upon in Linux
<hlauer>
I have no idea if the original hardware have this register. What's the preferred way then?
<apritzel>
but then an ifdef won't solve this, because the same driver can run on Allwinner and the original Marvell controller
<megi>
gediz0x539: you don't need to apply anything anymore
<apritzel>
hlauer: I guess this should go through mv64xxx_i2c_regs_sun4i then?
<apritzel>
hlauer: you could try to contact the driver maintainer or people with access to Armada datasheets, to find the LCR register there
ftg has quit [Read error: Connection reset by peer]
Mangy_Dog has joined #linux-sunxi
<gediz0x539>
megi: since 5.14?
tuxd3v has quit [Ping timeout: 480 seconds]
hanetzer1 has quit []
tuxd3v has joined #linux-sunxi
hanetzer has joined #linux-sunxi
<hlauer>
apritzel: will look into mv64xxx_i2c_regs_sun4i then. Thanks for the hint
<apritzel>
hlauer: it's a bit nasty for this kind of debug patch to add more code to filter for Allwinner vs. Marvell, so if you can find the LCR register address in the Armadas, that would be much cleaner
tnovotny has quit []
cmeerw has joined #linux-sunxi
<MoeIcenowy>
apritzel: BTW I have some leaked document of the original IP core
<MoeIcenowy>
the register map of Allwinner one is the original
<MoeIcenowy>
and the Marvell one is shuffled
<apritzel>
lol
<apritzel>
MoeIcenowy: can you check where the LCR register is for Marvell? it's 0x20 for Allwinner, apparently
<MoeIcenowy>
I have no Marvell manual
<MoeIcenowy>
but I think Marvell document should be somewhere
hlauer has quit [Ping timeout: 480 seconds]
<apritzel>
mripard: I guess Bootlin guys have Marvell Armada manuals? To check the I2C controller register map? Can you name a contact to ask about this?
<mripard>
I think there was a few links to datasheet in the kernel doc?