<macromorgan>
I've made some other changes and would like to finish submitting this soon, I just want to make sure I understand the needed work for the RAM
<apritzel>
macromorgan: have you tried turning this into "writel(BIT(2), &mctl_ctl->dbictl);" ? I think this is what junari meant ...
<macromorgan>
okay... and it's conditioned by tpr13?
<apritzel>
yeah, he didn't elaborate on this, but maybe it just means {LP,}DDR4 only?
warpme has quit []
montjoie has joined #linux-sunxi
montjoie_ has quit [Ping timeout: 480 seconds]
apritzel has quit [Ping timeout: 480 seconds]
<macromorgan>
apritzel: I've confirmed that single change breaks things
<macromorgan>
without that single change (but the other changes suggested above and in the notes) everything appears to work just fine
<macromorgan>
either way I'll need junari to respond, as I'm not sure what he's asking that I do there