ChanServ changed the topic of #linux-sunxi to: Allwinner/sunxi development - Did you try looking at our wiki? https://linux-sunxi.org - Don't ask to ask. Just ask and wait for an answer! - This channel is logged at https://oftc.irclog.whitequark.org/linux-sunxi
dliviu has quit [Ping timeout: 480 seconds]
Luke-Jr has quit [Ping timeout: 480 seconds]
dliviu has joined #linux-sunxi
bauen1_ has joined #linux-sunxi
bauen1 has quit [Ping timeout: 480 seconds]
Luke-Jr has joined #linux-sunxi
<smaeul> apritzel: no, I don't have any A100/A133 hardware
<apritzel> smaeul: bummer ;-)
<apritzel> I see the same "write start addr to 0x8100040; do RMR reset" sequence in boot0, so the actual switch is still the same
<apritzel> however whatever I write (via FEL) to that RVBAR register doesn't stick, and this is the problem for the early SPL code as well
<smaeul> are you missing a clock gate?
<smaeul> #define RVBARADDR0_L (((readl(SUNXI_SYSCRL_BASE + 0x24) & 0x7) != 0x2) ? SUNXI_CPUXCFG_BASE+0x40 : SUNXI_CPU_SUBSYS_CTRL_BASE+0x40)
<smaeul> #define RVBARADDR0_H (((readl(SUNXI_SYSCRL_BASE + 0x24) & 0x7) != 0x2) ? SUNXI_CPUXCFG_BASE+0x44 : SUNXI_CPU_SUBSYS_CTRL_BASE+0x44)
<smaeul> this is for sun50iw9p1. it doesn't solve your problem, but it explains the T507 behavior
apritzel has quit [Ping timeout: 480 seconds]
<smaeul> hmm, I don't see any clock gate for CPUX_CFG, so assuming you're in secure SVC, and the register exists, I don't know why would wouldn't be able to write to it
cnxsoft has joined #linux-sunxi
ftg has quit [Read error: Connection reset by peer]
grming has quit [Quit: Konversation terminated!]
rajkosto has joined #linux-sunxi
rajkosto has quit [Quit: Leaving]
rajkosto has joined #linux-sunxi
Rajko has joined #linux-sunxi
Danct12 has joined #linux-sunxi
rajkosto has quit [Ping timeout: 480 seconds]
bitrot has joined #linux-sunxi
bitrot has quit [Remote host closed the connection]
vagrantc has joined #linux-sunxi
Rajko has quit [Ping timeout: 480 seconds]
Danct12 has quit [Read error: No route to host]
Danct12 has joined #linux-sunxi
Danct12 has quit [Remote host closed the connection]
Danct12 has joined #linux-sunxi
cnxsoft1 has joined #linux-sunxi
cnxsoft has quit [Ping timeout: 480 seconds]
vagrantc has quit [Quit: leaving]
Danct12 has quit [Ping timeout: 480 seconds]
Danct12 has joined #linux-sunxi
Daanct12 has quit [Ping timeout: 480 seconds]
JohnDoe_71Rus has joined #linux-sunxi
Danct12 has quit [Read error: No route to host]
Danct12 has joined #linux-sunxi
Daanct12 has joined #linux-sunxi
pabs has quit [Quit: Don't rest until all the world is paved in moss and greenery.]
pabs has joined #linux-sunxi
apritzel has joined #linux-sunxi
Danct12 has quit [Ping timeout: 480 seconds]
evgeny_boger has joined #linux-sunxi
apritzel has quit [Ping timeout: 480 seconds]
apritzel has joined #linux-sunxi
pabs has quit [Ping timeout: 480 seconds]
warpme____ has joined #linux-sunxi
<apritzel> smaeul: many thanks for your efforts, and yeah, I am hoping for a simple clock gate as well
<apritzel> thanks for digging out this T507 vs. H616 confirmation. I will make this a build time decision, though, as we need to pull this off in our early AArch32 code
<apritzel> I will keep digging in the boot0 disassembly. It's not done early, since the DRAM init is through, and it still doesn't work
<apritzel> and I am pretty sure I am in secure SVC, but I can double check
apritzel has quit [Ping timeout: 480 seconds]
pabs has joined #linux-sunxi
Net147 has quit [Quit: Quit]
Net147 has joined #linux-sunxi
nashpa has joined #linux-sunxi
dliviu has quit [Read error: Connection reset by peer]
key2______ has joined #linux-sunxi
warpme_____ has joined #linux-sunxi
Benjojo__ has joined #linux-sunxi
narmstrong_ has joined #linux-sunxi
arnd_ has joined #linux-sunxi
Ultrasauce has joined #linux-sunxi
eldondev_ has joined #linux-sunxi
shosie has joined #linux-sunxi
warpme____ has quit [resistance.oftc.net larich.oftc.net]
Luke-Jr has quit [resistance.oftc.net larich.oftc.net]
sunshavi_ has quit [resistance.oftc.net larich.oftc.net]
gnarface has quit [resistance.oftc.net larich.oftc.net]
arnd has quit [resistance.oftc.net larich.oftc.net]
jakllsch has quit [resistance.oftc.net larich.oftc.net]
key2_____ has quit [resistance.oftc.net larich.oftc.net]
narmstrong has quit [resistance.oftc.net larich.oftc.net]
Turl has quit [resistance.oftc.net larich.oftc.net]
sh1 has quit [resistance.oftc.net larich.oftc.net]
Benjojo_ has quit [resistance.oftc.net larich.oftc.net]
sauce has quit [resistance.oftc.net larich.oftc.net]
Pinchiukas has quit [resistance.oftc.net larich.oftc.net]
cyrozap has quit [resistance.oftc.net larich.oftc.net]
eldondev has quit [resistance.oftc.net larich.oftc.net]
Turl has joined #linux-sunxi
cyrozap has joined #linux-sunxi
jakllsch has joined #linux-sunxi
Pinchiukas has joined #linux-sunxi
gnarface has joined #linux-sunxi
Luke-Jr has joined #linux-sunxi
grming has joined #linux-sunxi
cnxsoft1 has quit []
bauen1 has joined #linux-sunxi
bauen1_ has quit [Ping timeout: 480 seconds]
evgeny_boger has quit [Ping timeout: 480 seconds]
paulk-bis has joined #linux-sunxi
paulk has quit [Ping timeout: 480 seconds]
paulk-ter has joined #linux-sunxi
paulk-bis has quit [Ping timeout: 480 seconds]
ftg has joined #linux-sunxi
grming has quit [Quit: Konversation terminated!]
nashpa has quit [Read error: No route to host]
dliviu has joined #linux-sunxi
apritzel has joined #linux-sunxi
apritzel has quit [Ping timeout: 480 seconds]
JohnDoe_71Rus has quit []
apritzel has joined #linux-sunxi
ftg has quit [Ping timeout: 480 seconds]
warpme_____ has quit []
grming has joined #linux-sunxi
ftg has joined #linux-sunxi
jernej_ has joined #linux-sunxi
jernej has quit [Remote host closed the connection]
jernej_ is now known as jernej
<jernej> apritzel: I'm working on ODT and bit delay compensation improvements in H616 DRAM code
<jernej> and while it's easy to update ODT code, I hit a wall for bit delay compensation
<jernej> first, I'm not sure anymore if it actually sets bit delay
<jernej> second, it's actually comprised of two different adjustments, which I have no idea what they are about
<jernej> apritzel: so my question is if I can remove current write level, etc, symbols and just use tpr10 value from DRAM settings as-is
<jernej> or would that be too much similar original AW code?
<apritzel> jernej: while I appreciate the idea of having *meaningful* DRAM code, we can only do so much, without further information (and resources to work that out)
<apritzel> jernej: so if you mean if I would be OK with adding a Kconfig variable called CONFIG_DRAM_TPR10 or the like: sure, if that helps stability and wider applicability of the code
vagrantc has joined #linux-sunxi
<apritzel> smaeul: that secure SVC hint was a good one!
<apritzel> so I checked that I could read (and write) to SRAM A2
<apritzel> but in FEL I seem indeed to be not secure: reading SCR hangs, as does writing CNTFRQ
<apritzel> however an "smc #0" fixes that, but seems to behave differently than the other SoCs