flynnjiang has quit [Remote host closed the connection]
simon-perretta-img has quit [Read error: Connection reset by peer]
simon-perretta-img has joined #dri-devel
mlankhorst has joined #dri-devel
fab has quit [Quit: fab]
Venemo has joined #dri-devel
glehmann_ has joined #dri-devel
glehmann_ has quit []
glehmann has joined #dri-devel
glehmann has quit []
Venemo has quit []
warpme has joined #dri-devel
YuGiOhJCJ has quit [Quit: YuGiOhJCJ]
vedranm has quit [Quit: leaving]
vedranm has joined #dri-devel
robmur01_ has joined #dri-devel
robmur01 has quit [Read error: Connection reset by peer]
fab has joined #dri-devel
mvlad has joined #dri-devel
bolson_ has quit [Remote host closed the connection]
bolson has joined #dri-devel
kts has joined #dri-devel
gawin has quit [Quit: Konversation terminated!]
nerdopolis has joined #dri-devel
Daanct12 has quit [Quit: WeeChat 4.3.3]
davispuh has joined #dri-devel
hansg has quit [Remote host closed the connection]
xantoz has joined #dri-devel
kts has quit [Quit: Konversation terminated!]
ccr_ has joined #dri-devel
ccr has quit [Ping timeout: 480 seconds]
ccr_ has left #dri-devel [#dri-devel]
ccr has joined #dri-devel
bmodem has quit [Ping timeout: 480 seconds]
topendnick has joined #dri-devel
simon-perretta-img has quit [Ping timeout: 480 seconds]
<topendnick>
I am actually sorry, i am sure MrCooper did not mean harm to me (instead was just concerned what to respond to possible red hat clients/users, as to why one guy is so rude), but likely you realized i am correct , what i think you mean that second subtraction results in one constant in polderan, constant is just like 256 a real power, so adding both lengths to constant , or constant to both
<topendnick>
lengths would do the needed, but i have another algorithm from old times that is my last., that one inverts by subtracting over the constant to a higher power flipping one element yielding the *2 of length instead, and to avoid division or bitshift there is little more steps. Even though i invented those algorithms over long period of work and i worked on preparing myself for FPGA's
<topendnick>
upfront, and i show some kind of form, I am still clueless about how you do things with your teams, so you must be extremely passionately working, the code works well but is very large to do the needed functionality on goguma , so your team is very talented too, I do not want to join your efforts , cause you upseted me too much, but talent and spirit you have.
Kwiboo has quit [Quit: .]
Kwiboo has joined #dri-devel
guludo has joined #dri-devel
simon-perretta-img has joined #dri-devel
<topendnick>
I can say you try to defend your actions and life as much as i do, and i have liked the gpu channels the best , serious people and no visible narcissist traits when looking at the pics of the teams involved, cause i can spot danger right away when there is something wrong in the facelines, with you it's fine , but i have beef with many other narcissists, it's not a beef they abuse me in
<topendnick>
real ways, but let it be, everyone finally gets their sanctions i assume, yes you do not deserve to be sanctioned theres no need to.
Venemo has joined #dri-devel
glehmann has joined #dri-devel
<topendnick>
i looked at the boards of enclustra, trenz and arrow tech with extreme respect towards designers, it's a real dream come trough engineering, so in the future i plan to get something from their lineups, i actually have no doubts that those people have worked hard in central europe and usa and are blessed with spectacular talent.
samuelig has quit []
bmodem has joined #dri-devel
samuelig has joined #dri-devel
warpme has quit []
kts has joined #dri-devel
simon-perretta-img has quit [Ping timeout: 480 seconds]
simon-perretta-img has joined #dri-devel
tzimmermann_ has joined #dri-devel
tzimmermann has quit [Read error: Connection reset by peer]
<FL4SHK[m]>
topendnick: so I'm not really an FPGA compiler developer
<FL4SHK[m]>
oh but
<FL4SHK[m]>
yosys can synth for 7 series Xilinx FPGAs already
<FL4SHK[m]>
No idea if it can synth for any Altera parts
guludo has quit [Ping timeout: 480 seconds]
guludo has joined #dri-devel
ccr has quit [Remote host closed the connection]
warpme has joined #dri-devel
<topendnick>
ok, yes i saw something as well, i worked on ASIC hdl flattenings through the yices2 yosys solver and on hard drive i saw something that they do initialize for some xilinx'es. So i had ideas how to expose similar methods on fpga's but i need to recap a bit, i worked alot but it was little while ago like 3years the last.
ccr has joined #dri-devel
mareko has joined #dri-devel
<FL4SHK[m]>
topendnick: I use yosys's assertion-based formal verification for some of my testing
<FL4SHK[m]>
especially for stuff like my integer divider module
<FL4SHK[m]>
or my count leading zeros module
<topendnick>
lot of this is still on the internet, so i need to refetch those things, i had pdf that showed what altera xilinx luts and dsp blocks look like, so there is one adder and full 32bit reg , so already say the cyclon 5 came with extreme resources. Technically they would perform better than asics with similar code but may need synthesis changes.
<topendnick>
so dsp blocks are hw multipliers , i have some vague memory about those things.